Exhibit 15



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Features

DDR4 SDRAM LRDIMM

MTA36ASF4G72LZ – 32GB

Features

- DDR4 functionality and operations supported as defined in the component data sheet
- 288-pin, command/address/control registered, data buffered dual in-line, load reduced memory module (LRDIMM)
- Fast data transfer rates: PC4-2666, PC4-2400
- 32GB (4 Gig x 72)
- $V_{DD} = 1.20 V (NOM)$
- $V_{PP} = 2.5V (NOM)$
- $V_{DDSPD} = 2.5V (NOM)$
- Supports ECC error detection and correction
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Low-power auto self refresh (LPASR)
- On-die internal, adjustable, V_{REFDO} generation
- Dual-rank
- On-board I²C temperature sensor with integrated serial presence-detect (SPD) EEPROM
- 16 internal banks; 4 groups of 4 banks each
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Selectable BC4 or BL8 on-the-fly (OTF)
- Gold edge contacts
- · Halogen-free
- Fly-by topology
- · Multiplexed command, and address bus
- · Terminated control, command and address bus

Figure 1: 288-Pin LRDIMM (MO-309, R/C-B, R/C-B1)

Module height: 31.25mm (1.23in)

| . On anotin a toma anotama | |
|---|------|
| Operating temperature | |
| - Commercial (0°C \leq T _{OPER} \leq 95°C) | None |
| • Package | |
| 288-pin DIMM (halogen-free) | Z |
| Frequency/CAS latency | |
| -0.75ns @ CL = 19 (DDR4-2666) | -2G6 |

-2G3

- 0.83ns @ CL = 17 (DDR4-2400)

Table 1: Key Timing Parameters

| | | | Data Rate (MT/s) | | | | | | | | | | | | |
|----------------|-------------------------------|---------------------------|------------------|------------|------------|------------|---------|------------|------------|------------|------------|--------|--------------------------|-------------------------|-------------------------|
| Speed Grade | Industry Nomen- clature | CL = 20, CL = 19 | CL = 18 | CL = 17 | CL = 16 | CL = 15 | CL = 14 | CL = 13 | CL = 12 | CL = 11 | CL = 10 | CL = 9 | ^t RCD (ns) | ^t RP (ns) | ^t RC (ns) |
| -2G6 | PC4-2666 | 2666 | 2666 | 2400 | 2133 | 2133 | 1866 | 1866 | 1600 | 1600 | 1333 | - | 14.16 | 14.16 | 46.16 |
| -2G4 | PC4-2400 | - | 2400 | 2400 | 2400 | 2133 | 1866 | 1866 | 1600 | 1600 | _ | 1333 | 13.32 | 13.32 | 45.32 |
| -2G3 | PC4-2400 | - | 2400 | 2400 | 2133 | 2133 | 1866 | 1866 | 1600 | 1600 | 1333 | - | 14.16 | 14.16 | 46.16 |
| -2G1 | PC4-2133 | - | - | - | 2133 | 2133 | 1866 | 1866 | 1600 | 1600 | _ | 1333 | 13.5 | 13.5 | 46.5 |



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM **Features**

Table 2: Addressing

| Parameter | 32GB |
|-------------------------------|---------------------------|
| Row address | 128K A[16:0] |
| Column address | 1K A[9:0] |
| Device bank group address | 4 BG[1:0] |
| Device bank address per group | 4 BA[1:0] |
| Device configuration | 8Gb (2 Gig x 4), 16 banks |
| Module rank address | 2 CS_n[1:0] |

Table 3: Part Numbers and Timing Parameters - 32GB Modules

Base device: MT40A2G4,¹ 8Gb DDR4 SDRAM

| Part Number ² | Module Density | Configuration | Module Bandwidth | Memory Clock/ Data Rate | Clock Cycles (CL- ^t RCD- ^t RP) |
|--------------------------|-------------------|---------------|---------------------|----------------------------|---|
| MTA36ASF4G72LZ-2G6 | 32GB | 4 Gig x 72 | 21.3 GB/s | 0.75ns/2666 MT/s | 19-19-19 |
| MTA36ASF4G72LZ-2G3 | 32GB | 4 Gig x 72 | 19.2 GB/s | 0.83ns/2400 MT/s | 17-17-17 |

- Notes: 1. The data sheet for the base device can be found on micron.com.
 - 2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MTA36ASF4G72LZ-2G6D1.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Pin Assignments

Pin Assignments

Table 4: Pin Assignments

| | 288-Pin DDR4 LRDIMM Front | | | | | | | | | 288 | -Pin DDR4 | LRDII | MM Back | | |
|-----|---------------------------|-----|-----------------|-----|-----------------|-----|-----------------|-----|-----------------|-----|-----------------|-------|-----------------|-----|-----------------|
| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol |
| 1 | NC | 37 | V _{SS} | 73 | V _{DD} | 109 | V _{ss} | 145 | NC | 181 | DQ29 | 217 | V _{DD} | 253 | DQ41 |
| 2 | V _{SS} | 38 | DQ24 | 74 | CK0_t | 110 | DQS14_t | 146 | V_{REFCA} | 182 | V _{SS} | 218 | CK1_t | 254 | V _{SS} |
| 3 | DQ4 | 39 | V _{SS} | 75 | CK0_c | 111 | DQS14_c | 147 | V _{SS} | 183 | DQ25 | 219 | CK1_c | 255 | DQS5_c |
| 4 | V _{SS} | 40 | DQS12_t | 76 | V _{DD} | 112 | V _{SS} | 148 | DQ5 | 184 | V _{SS} | 220 | V _{DD} | 256 | DQS5_t |
| 5 | DQ0 | 41 | DQS12-c | 77 | V _{TT} | 113 | DQ46 | 149 | V _{SS} | 185 | DQS3_c | 221 | V _{TT} | 257 | V _{SS} |
| 6 | V _{SS} | 42 | V _{SS} | 78 | EVENT_n | 114 | V _{SS} | 150 | DQ1 | 186 | DQS3_t | 222 | PARITY | 258 | DQ47 |
| 7 | DQS9_t | 43 | DQ30 | 79 | A0 | 115 | DQ42 | 151 | V _{SS} | 187 | V _{SS} | 223 | V _{DD} | 259 | V _{SS} |
| 8 | DQS09_c | 44 | V _{SS} | 80 | V_{DD} | 116 | V _{SS} | 152 | DQS0_c | 188 | DQ31 | 224 | BA1 | 260 | DQ43 |
| 9 | V _{SS} | 45 | DQ26 | 81 | BA0 | 117 | DQ52 | 153 | DQS0_t | 189 | V _{SS} | 225 | A10_AP | 261 | V _{SS} |
| 10 | DQ6 | 46 | V _{SS} | 82 | RAS_n/ A16 | 118 | V _{SS} | 154 | V _{SS} | 190 | DQ27 | 226 | V _{DD} | 262 | DQ53 |
| 11 | V _{SS} | 47 | CB4 | 83 | V_{DD} | 119 | DQ48 | 155 | DQ7 | 191 | V_{SS} | 227 | NC | 263 | V_{SS} |
| 12 | DQ2 | 48 | V _{SS} | 84 | S0_n | 120 | V _{SS} | 156 | V _{SS} | 192 | CB5 | 228 | WE_n/ A14 | 264 | DQ49 |
| 13 | V _{SS} | 49 | CB0 | 85 | V _{DD} | 121 | DQS15_t | 157 | DQ3 | 193 | V _{SS} | 229 | V_{DD} | 265 | V _{SS} |
| 14 | DQ12 | 50 | V _{SS} | 86 | CAS_n/ A15 | 122 | DQS15_c | 158 | V _{SS} | 194 | CB1 | 230 | NC | 266 | DQS6_c |
| 15 | V _{SS} | 51 | DQS17_t | 87 | ODT0 | 123 | V _{SS} | 159 | DQ13 | 195 | V _{SS} | 231 | V_{DD} | 267 | DQS6_t |
| 16 | DQ8 | 52 | DQS17_c | 88 | V _{DD} | 124 | DQ54 | 160 | V _{SS} | 196 | DQS8_c | 232 | A13 | 268 | V _{SS} |
| 17 | V _{SS} | 53 | V _{SS} | 89 | S1_n | 125 | V _{SS} | 161 | DQ9 | 197 | DQS8_t | 233 | V_{DD} | 269 | DQ55 |
| 18 | DQS10_t | 54 | CB6 | 90 | V_{DD} | 126 | DQ50 | 162 | V_{SS} | 198 | V_{SS} | 234 | A17 | 270 | V_{SS} |
| 19 | DQS10_c | 55 | V_{SS} | 91 | ODT1 | 127 | V_{SS} | 163 | DQS1_c | 199 | CB7 | 235 | NF | 271 | DQ51 |
| 20 | V _{SS} | 56 | CB2 | 92 | V_{DD} | 128 | DQ60 | 164 | DQS1_t | 200 | V_{SS} | 236 | V_{DD} | 272 | V_{SS} |
| 21 | DQ14 | 57 | V_{SS} | 93 | \$2_n | 129 | V_{SS} | 165 | V_{SS} | 201 | CB3 | 237 | S3_n | 273 | DQ61 |
| 22 | V _{SS} | 58 | RESET_n | 94 | V _{SS} | 130 | DQ56 | 166 | DQ15 | 202 | V_{SS} | 238 | SA2 | 274 | V_{SS} |
| 23 | DQ10 | 59 | V_{DD} | 95 | DQ36 | 131 | V_{SS} | 167 | V_{SS} | 203 | CKE1 | 239 | V_{SS} | 275 | DQ57 |
| 24 | V _{SS} | 60 | CKE0 | 96 | V _{SS} | 132 | DQS16_t | 168 | DQ11 | 204 | V_{DD} | 240 | DQ37 | 276 | V_{SS} |
| 25 | DQ20 | 61 | V_{DD} | 97 | DQ32 | 133 | DQS16_c | 169 | V_{SS} | 205 | NC | 241 | V_{SS} | 277 | DQS7_c |
| 26 | V _{SS} | 62 | ACT_n | 98 | V _{SS} | 134 | V_{SS} | 170 | DQ21 | 206 | V_{DD} | 242 | DQ33 | 278 | DQS7_t |
| 27 | DQ16 | 63 | BG0 | 99 | DQS13_t | 135 | DQ62 | 171 | V_{SS} | 207 | BG1 | 243 | V_{SS} | 279 | V_{SS} |
| 28 | V _{SS} | 64 | V_{DD} | 100 | DQS13_c | 136 | V _{SS} | 172 | DQ17 | 208 | ALERT_n | 244 | DQS4_c | 280 | DQ63 |
| 29 | DQS11_t | 65 | A12 | 101 | V _{SS} | 137 | DQ58 | 173 | V_{SS} | 209 | V_{DD} | 245 | DQS4_t | 281 | V_{SS} |
| 30 | DQS11_c | 66 | A9 | 102 | DQ38 | 138 | V_{SS} | 174 | DQS2_c | 210 | A11 | 246 | V_{SS} | 282 | DQ59 |
| 31 | V _{SS} | 67 | V_{DD} | 103 | V _{ss} | 139 | SA0 | 175 | DQS2_t | 211 | A7 | 247 | DQ39 | 283 | V_{SS} |
| 32 | DQ22 | 68 | A8 | 104 | DQ34 | 140 | SA1 | 176 | V_{SS} | 212 | V_{DD} | 248 | V_{SS} | 284 | V_{DDSPD} |
| 33 | V _{SS} | 69 | A6 | 105 | V _{SS} | 141 | SCL | 177 | DQ23 | 213 | A5 | 249 | DQ35 | 285 | SDA |
| 34 | DQ18 | 70 | V_{DD} | 106 | DQ44 | 142 | V_{PP} | 178 | V _{SS} | 214 | A4 | 250 | V _{SS} | 286 | V_{PP} |
| 35 | V _{SS} | 71 | A3 | 107 | V _{SS} | 143 | V_{PP} | 179 | DQ19 | 215 | V_{DD} | 251 | DQ45 | 287 | V_{PP} |
| 36 | DQ28 | 72 | A1 | 108 | DQ40 | 144 | NC | 180 | V_{SS} | 216 | A2 | 252 | V_{SS} | 288 | V_{PP} |



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Pin Descriptions

Pin Descriptions

The pin description table below is a comprehensive list of all possible pins for DDR4 modules. All pins listed may not be supported on this module. See Functional Block Diagram for pins specific to this module.

Table 5: Pin Descriptions

| Symbol | Туре | Description |
|--|-------|---|
| Ax | Input | Address inputs: Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands in order to select one location out of the memory array in the respective bank (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, and RAS_n/A16 have additional functions; see individual entries in this table). The address inputs also provide the op-code during the MODE REGISTER SET command. A17 is only defined for x4 SDRAM. |
| A10/AP | Input | Auto precharge: A10 is sampled during READ and WRITE commands to determine whether an auto precharge should be performed on the accessed bank after a READ or WRITE operation (HIGH = auto precharge; LOW = no auto precharge). A10 is sampled during a PRECHARGE command to determine whether the precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses. |
| A12/BC_n | Input | Burst chop: A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed (HIGH = no burst chop; LOW = burst- chopped). See Command Truth Table in the DDR4 component data sheet. |
| ACT_n | Input | Command input: ACT_n defines the ACTIVATE command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 are considered as row address A16, A15, and A14. See Command Truth Table. |
| BAx | Input | Bank address inputs: Define the bank (with a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command. |
| BGx | Input | Bank group address inputs: Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. x16-based SDRAM only has BG0. |
| C0, C1, C2 (RDIMM/LRDIMM on- ly) | Input | Chip ID: These inputs are used only when devices are stacked; that is, 2H, 4H, and 8H stacks for x4 and x8 configurations using through-silicon vias (TSVs). These pins are not used in the x16 configuration. Some DDR4 modules support a traditional DDP package, which uses CS1_n, CKE1, and ODT1 to control the second die. All other stack configurations, such as a 4H or 8H, are assumed to be single-load (master/slave) type configurations where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT. Chip ID is considered part of the command code. |
| CKx_t CKx_c | Input | Clock: Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. |
| CKEx | Input | Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After V _{REFCA} has become stable during the power-on and initialization sequence, it must be maintained during all operations (including SELF REFRESH). CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) are disabled during power-down. Input buffers (excluding CKE and RESET_n) are disabled during self refresh. |
| CSx_n | Input | Chip select: All commands are masked when CS_n is registered HIGH. CS_n provides external rank selection on systems with multiple ranks. CS_n is considered part of the command code (CS2_n and CS3_n are not used on UDIMMs). |



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Pin Descriptions

Table 5: Pin Descriptions (Continued)

| Symbol | Туре | Description |
|--|------------|---|
| ODTx | Input | On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT (R_{TT}) is applied only to each DQ, DQS_t, DQS_c, DM_n/DBI_n/TDQS_t, and TDQS_c signal for x4 and x8 configurations (when the TDQS function is enabled via the mode register). For the x16 configuration, R_{TT} is applied to each DQ, DQSU_t, DQSU_c, DQSL_t, DQSL_c, UDM_n, and LDM_n signal. The ODT pin will be ignored if the mode registers are programmed to disable R_{TT} . |
| PARITY | Input | Parity for command and address: This function can be enabled or disabled via the mode register. When enabled in MR5, the DRAM calculates parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG[1:0], BA[1:0], A[16:0]. Input parity should be maintained at the rising edge of the clock and at the same time as command and address with CS_n LOW. |
| RAS_n/A16 CAS_n/A15 WE_n/A14 | Input | Command inputs: RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define the command and/or address being entered and have multiple functions. For example, for activation with ACT_n LOW, these are addresses like A16, A15, and A14, but for a non-activation command with ACT_n HIGH, these are command pins for READ, WRITE, and other commands defined in Command Truth Table. |
| RESET_n | CMOS Input | Active LOW asynchronous reset: Reset is active when RESET_n is LOW and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. |
| SAx | Input | Serial address inputs: Used to configure the temperature sensor/SPD EEPROM address range on the I ² C bus. |
| SCL | Input | Serial clock for temperature sensor/SPD EEPROM: Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I ² C bus. |
| DQx, CBx | I/O | Data input/output and check bit input/output: Bidirectional data bus. DQ represents DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If cyclic redundancy checksum (CRC) is enabled via the mode register, the CRC code is added at the end of the data burst. Any one or all of DQ0, DQ1, DQ2, or DQ3 may be used for monitoring of internal V_{REF} level during test via mode register setting MR[4] A[4] = HIGH; training times change when enabled. |
| DM_n/DBI_n/ TDQS_t (DMU_n, DBIU_n), (DML_n/ DBII_n) | I/O | Input data mask and data bus inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a write access. DM_n is sampled on both edges of DQS. DM is multiplexed with the DBI function by the mode register A10, A11, and A12 settings in MR5. For a x8 device, the function of DM or TDQS is enabled by the mode register A11 setting in MR1. DBI_n is an input/output identifying whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 device and not inverted if DBI_n is HIGH. TDQS is only supported in x8 SDRAM configurations (TDQS is not valid for UDIMMs). |
| SDA | I/O | Serial Data: Bidirectional signal used to transfer data in or out of the EEPROM or EEPROM/TS combo device. |
| DQS_t DQS_c DQSU_t DQSU_c DQSL_t DQSL_c | I/O | Data strobe: Output with read data, input with write data. Edge-aligned with read data, centered-aligned with write data. For x16 configurations, DQSL corresponds to the data on DQ[7:0], and DQSU corresponds to the data on DQ[15:8]. For the x4 and x8 configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0], respectively. DDR4 SDRAM supports a differential data strobe only and does not support a single-ended data strobe. |
| ALERT_n | Output | Alert output: Possesses functions such as CRC error flag and command and address parity error flag as output signal. If a CRC error occurs, ALERT_n goes LOW for the period time interval and returns HIGH. If an error occurs during a command address parity check, ALERT_n goes LOW until the on-going DRAM internal recovery transaction is complete. During connectivity test mode, this pin functions as an input. Use of this signal is system-dependent. If not connected as signal, ALERT_n pin must be connected to V _{DD} on DIMMs. |
| EVENT_n | Output | Temperature event: The EVENT_n pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded. This pin has no function (NF) on modules without temperature sensors. |



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Pin Descriptions

Table 5: Pin Descriptions (Continued)

| Symbol | Туре | Description | | | | | |
|---|--------|---|--|--|--|--|--|
| TDQS_t TDQS_c (x8 DRAM-based RDIMM only) | Output | Termination data strobe: When enabled via the mode register, the DRAM device enables the same R _{TT} termination resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. When the TDQS function is disabled via the mode register, the DM/TDQS_t pin provides the data mask (DM) function, and the TDQS_c pin is not used. The TDQS function must be disabled in the mode register for both the x4 and x16 configurations. The DM function is supported only in x8 and x16 configurations. DM, DBI, and TDQS are a shared pin and are enabled/disabled by mode register settings. For more information about TDQS, see the DDR4 DRAM component data sheet (TDQS_t and TDQS_c are not valid for UDIMMs). | | | | | |
| V_{DD} | Supply | Module power supply: 1.2V (TYP). | | | | | |
| V _{PP} | Supply | DRAM activating power supply: 2.5V -0.125V / +0.250V. | | | | | |
| V_{REFCA} | Supply | Reference voltage for control, command, and address pins. | | | | | |
| V _{SS} | Supply | Ground. | | | | | |
| V _{TT} | Supply | Power supply for termination of address, command, and control V _{DD} /2. | | | | | |
| V_{DDSPD} | Supply | Power supply used to power the I ² C bus for SPD. | | | | | |
| RFU | _ | Reserved for future use. | | | | | |
| NC | - | No connect: No internal electrical connection is present. | | | | | |
| NF | - | No function: May have internal connection present, but has no function. | | | | | |



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM DQ Map

DQ Map

Table 6: Component-to-Module DQ Map, Front

| Component Reference Number | Component DQ | Module DQ | Module Pin Number | Component Reference Number | Component DQ | Module DQ | Module Pin Number |
|----------------------------------|-----------------|-----------|----------------------|----------------------------------|-----------------|-----------|----------------------|
| U1 | 0 | 0 | 5 | U2 | 0 | 10 | 23 |
| | 1 | 2 | 12 | | 1 | 8 | 16 |
| | 2 | 1 | 150 | | 2 | 11 | 168 |
| | 3 | 3 | 157 | | 3 | 9 | 161 |
| U3 | 0 | 22 | 32 | U4 | 0 | 31 | 188 |
| | 1 | 21 | 170 | | 1 | 29 | 181 |
| | 2 | 23 | 177 | | 2 | 30 | 43 |
| | 3 | 20 | 25 | | 3 | 28 | 36 |
| U5 | 0 | CB6 | 54 | U7 | 0 | 34 | 104 |
| | 1 | CB5 | 192 | | 1 | 32 | 97 |
| | 2 | CB7 | 199 | | 2 | 35 | 249 |
| | 3 | CB4 | 47 | | 3 | 33 | 242 |
| U8 | 0 | 40 | 108 | U9 | 0 | 50 | 126 |
| | 1 | 42 | 115 | | 1 | 48 | 119 |
| | 2 | 41 | 253 | | 2 | 51 | 271 |
| | 3 | 43 | 260 | | 3 | 49 | 264 |
| U10 | 0 | 60 | 128 | U11 | 0 | 7 | 155 |
| | 1 | 62 | 135 | | 1 | 5 | 148 |
| | 2 | 61 | 273 | | 2 | 6 | 10 |
| | 3 | 63 | 280 | | 3 | 4 | 3 |
| U12 | 0 | 14 | 21 | U13 | 0 | 17 | 172 |
| | 1 | 12 | 14 | | 1 | 19 | 179 |
| | 2 | 15 | 166 | | 2 | 16 | 27 |
| | 3 | 13 | 159 | | 3 | 18 | 34 |
| U14 | 0 | 25 | 183 | U15 | 0 | CB0 | 49 |
| | 1 | 27 | 190 | | 1 | CB3 | 201 |
| | 2 | 24 | 38 | | 2 | CB1 | 194 |
| | 3 | 26 | 45 | | 3 | CB2 | 56 |
| U17 | 0 | 38 | 102 | U18 | 0 | 46 | 113 |
| | 1 | 36 | 95 | | 1 | 44 | 106 |
| | 2 | 39 | 247 | 1 | 2 | 47 | 258 |
| | 3 | 37 | 240 | | 3 | 45 | 251 |
| U19 | 0 | 52 | 117 | U20 | 0 | 58 | 137 |
| | 1 | 54 | 124 | | 1 | 57 | 275 |
| | 2 | 53 | 262 | | 2 | 59 | 282 |
| | 3 | 55 | 269 | 1 | 3 | 56 | 130 |



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM DQ Map

Table 7: Component-to-Module DQ Map, Back


| Component Reference Number | Component DQ | Module DQ | Module Pin Number | Component Reference Number | Component DQ | Module DQ | Module Pin Number |
|----------------------------------|-----------------|-----------|----------------------|----------------------------------|-----------------|-----------|----------------------|
| U21 | 0 | 62 | 135 | U22 | 0 | 48 | 119 |
| | 1 | 60 | 128 | | 1 | 50 | 126 |
| | 2 | 63 | 280 | | 2 | 49 | 264 |
| | 3 | 61 | 273 | | 3 | 51 | 271 |
| U23 | 0 | 42 | 115 | U24 | 0 | 32 | 97 |
| | 1 | 40 | 108 | | 1 | 34 | 104 |
| | 2 | 43 | 260 | | 2 | 33 | 242 |
| | 3 | 41 | 253 | | 3 | 35 | 249 |
| U25 | 0 | CB5 | 192 | U26 | 0 | 29 | 181 |
| | 1 | CB5 | 54 | | 1 | 31 | 188 |
| | 2 | CB4 | 47 | | 2 | 28 | 36 |
| | 3 | CB7 | 199 | | 3 | 30 | 43 |
| U27 | 0 | 21 | 170 | U28 | 0 | 8 | 16 |
| | 1 | 22 | 32 | | 1 | 10 | 23 |
| | 2 | 20 | 25 | | 2 | 9 | 161 |
| | 3 | 23 | 177 | | 3 | 11 | 168 |
| U29 | 0 | 2 | 12 | U30 | 0 | 57 | 275 |
| | 1 | 0 | 5 | | 1 | 58 | 137 |
| | 2 | 3 | 157 | | 2 | 56 | 130 |
| | 3 | 1 | 150 | | 3 | 59 | 282 |
| U31 | 0 | 54 | 124 | U32 | 0 | 44 | 106 |
| | 1 | 52 | 117 | | 1 | 46 | 113 |
| | 2 | 55 | 269 | | 2 | 45 | 251 |
| | 3 | 53 | 262 | | 3 | 47 | 258 |
| U33 | 0 | 36 | 95 | U34 | 0 | CB3 | 201 |
| | 1 | 38 | 102 | | 1 | CB0 | 49 |
| | 2 | 37 | 240 | | 2 | CB2 | 56 |
| | 3 | 39 | 247 | | 3 | CB1 | 194 |
| U35 | 0 | 27 | 190 | U36 | 0 | 19 | 179 |
| | 1 | 25 | 183 | | 1 | 17 | 172 |
| | 2 | 26 | 45 | | 2 | 18 | 34 |
| | 3 | 24 | 38 | | 3 | 16 | 27 |
| U37 | 0 | 12 | 14 | U38 | 0 | 5 | 148 |
| | 1 | 14 | 21 | | 1 | 7 | 155 |
| | 2 | 13 | 159 | | 2 | 4 | 3 |
| | 3 | 15 | 166 | | 3 | 6 | 10 |



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Functional Block Diagram

Functional Block Diagram

Figure 2: Functional Block Diagram



Note: 1. The ZQ ball on each DDR4 component is connected to an external $240\Omega \pm 1\%$ resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM General Description

General Description

High-speed DDR4 SDRAM modules use DDR4 SDRAM devices with two or four internal memory bank groups. DDR4 SDRAM modules utilizing 4- and 8-bit-wide DDR4 SDRAM devices have four internal bank groups consisting of four memory banks each, providing a total of 16 banks. 16-bit-wide DDR4 SDRAM devices have two internal bank groups consisting of four memory banks each, providing a total of eight banks. DDR4 SDRAM modules benefit from DDR4 SDRAM's use of an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE operation for the DDR4 SDRAM effectively consists of a single 8*n*-bit-wide, four-clock data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR4 modules use two sets of differential signals: DQS_t and DQS_c to capture data and CK_t and CK_c to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals.

Fly-By Topology

DDR4 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can be easily accounted for by using the write-leveling feature of DDR4.

Module Manufacturing Location

Micron Technology manufactures modules at sites world-wide. Customers may receive modules from any of the following manufacturing locations:

Table 8: DRAM Module Manufacturing Locations

| Manufacturing Site Location | Country of Origin Specified on Label | | | |
|-----------------------------|--------------------------------------|--|--|--|
| Boise, USA | USA | | | |
| Aguadilla, Puerto Rico | Puerto Rico | | | |
| Xian, China | China | | | |
| Singapore | Singapore | | | |



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Address Mapping to DRAM

Address Mapping to DRAM

Address Mirroring

To achieve optimum routing of the address bus on DDR4 multi rank modules, the address bus will be wired as shown in the table below, or mirrored. For quad rank modules, ranks 1 and 3 are mirrored and ranks 0 and 2 are non-mirrored. Highlighted address pins have no secondary functions allowing for normal operation when crosswired. Data is still read from the same address it was written. However, Load Mode operations require a specific address. This requires the controller to accommodate for a rank that is "mirrored." Systems may reference DDR4 SPD to determine if the module has mirroring implemented or not. See the JEDEC DDR4 SPD specification for more details.

Table 9: Address Mirroring

| Edge Connector Pin | DRAM Pin, Non-mirrored | DRAM Pin, Mirrored |
|--------------------|------------------------|--------------------|
| A0 | A0 | A0 |
| A1 | A1 | A1 |
| A2 | A2 | A2 |
| A3 | A3 | A4 |
| A4 | A4 | A3 |
| A5 | A5 | A6 |
| A6 | A6 | A5 |
| A7 | A7 | A8 |
| A8 | A8 | A7 |
| A9 | А9 | A9 |
| A10 | A10 | A10 |
| A11 | A11 | A13 |
| A13 | A13 | A11 |
| A12 | A12 | A12 |
| A14 | A14 | A14 |
| A15 | A15 | A15 |
| A16 | A16 | A16 |
| A17 | A17 | A17 |
| BA0 | BA0 | BA1 |
| BA1 | BA1 | BA0 |
| BG0 | BG0 | BG1 |
| BG1 | BG1 | BG0 |

Registering Clock Driver Operation

Registered DDR4 SDRAM modules use a registering clock driver device consisting of a register and a phase-lock loop (PLL). The device complies with the JEDEC DDR4 RCD specification.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Data Buffer Operation and Description

To reduce the electrical load on the host memory controller's command, address, and control bus, Micron's RDIMMs utilize a DDR4 registering clock driver (RCD). The RCD presents a single load to the controller while redriving signals to the DDR4 SDRAM devices, which helps enable higher densities and increase signal integrity. The RCD also provides a low-jitter, low-skew PLL that redistributes a differential clock pair to multiple differential pairs of clock outputs.

Control Words

The RCD device(s) used on DDR4 RDIMMs, LRDIMMs, and NVDIMMs contain configuration registers known as control words, which the host uses to configure the RCD based on criteria determined by the module design. Control words can be set by the host controller through either the DRAM address and control bus or the I²C bus interface. The RCD I²C bus interface resides on the same I²C bus interface as the module temperature sensor and EEPROM.

Parity Operations

The RCD includes a parity-checking function that can be enabled or disabled in control word RC0E. The RCD receives a parity bit at the DPAR input from the memory controller and compares it with the data received on the qualified command and address inputs; it indicates on its open-drain ALERT_n pin whether a parity error has occurred. If parity checking is enabled, the RCD forwards commands to the SDRAM when no parity error has occurred. If the parity error function is disabled, the RCD forwards sampled commands to the SDRAM regardless of whether a parity error has occurred. Parity is also checked during control word WRITE operations unless parity checking is disabled.

Rank Addressing

The chip select pins (CS_n) on Micron's modules are used to select a specific rank of DRAM. The RDIMM is capable of selecting ranks in one of three different operating modes, dependant on setting DA[1:0] bits in the DIMM configuration control word located within the RCD. Direct DualCS mode is utilized for single- or dual-rank modules. For quad-rank modules, either direct or encoded QuadCS mode is used.

Data Buffer Operation and Description

Data buffers operate as 4-bit bidirectional data registers with differential strobes, designed for $1.2\,V_{\rm DD}$ operation. Each buffer has a dual 4-bit host bus interface connected to the memory controller and a dual 4-bit DRAM interface connected to two x4 DRAM devices. Each buffer has an input-only 4-bit control bus interface consisting of two dedicated control signals, a voltage reference input, and a differential clock signal.

All DQ inputs are pseudo-differentiated with an internal voltage reference. All DQ outputs are V_{DD} -terminated drivers that are optimized to drive single- or dual-terminated traces in DDR4 LRDIMM applications. The differential DQS strobes are used to sample the DQ inputs and are regenerated internally to drive the DQ outputs on the opposite side of the device.

Control inputs are sampled by the clock inputs, and each data buffer supports ZQ calibration for parity (with dedicated pins) and sequence error alerts.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Temperature Sensor with SPD EEPROM Operation

Temperature Sensor with SPD EEPROM Operation

Thermal Sensor Operations

The integrated thermal sensor continuously monitors the temperature of the module PCB directly below the device and updates the temperature data register. Temperature data may be read from the bus host at any time, which provides the host real-time feedback of the module's temperature. Multiple programmable and read-only temperature registers can be used to create a custom temperature-sensing solution based on system requirements and JEDEC JC-42.2.

EVENT_n Pin

The temperature sensor also adds the EVENT_n pin (open-drain), which requires a pull-up to V_{DDSPD} . EVENT_n is a temperature sensor output used to flag critical events that can be set up in the sensor's configuration registers. EVENT_n is not used by the serial presence-detect (SPD) EEPROM.

EVENT_n has three defined modes of operation: interrupt, comparator, and TCRIT. In interrupt mode, the EVENT_n pin remains asserted until it is released by writing a 1 to the clear event bit in the status register. In comparator mode, the EVENT_n pin clears itself when the error condition is removed. Comparator mode is always used when the temperature is compared against the TCRIT limit. In TCRIT only mode, the EVENT_n pin is only asserted if the measured temperature exceeds the TCRIT limit; it then remains asserted until the temperature drops below the TCRIT limit minus the TCRIT hysteresis.

SPD EEPROM Operation

DDR4 SDRAM modules incorporate SPD. The SPD data is stored in a 512-byte, JEDEC JC-42.4-compliant EEPROM that is segregated into four 128-byte, write-protectable blocks. The SPD content is aligned with these blocks as shown in the table below.

| Block | F | Range | Description |
|-------|---------|-----------|-----------------------------------|
| 0 | 0–127 | 000h–07Fh | Configuration and DRAM parameters |
| 1 | 128–255 | 080h–0FFh | Module parameters |
| 2 | 256–319 | 100h–13Fh | Reserved (all bytes coded as 00h) |
| | 320–383 | 140h–17Fh | Manufacturing information |
| 3 | 384–511 | 180h–1FFh | End-user programmable |

The first 384 bytes are programmed by Micron to comply with JEDEC standard JC-45, "Appendix X: Serial Presence Detect (SPD) for DDR4 SDRAM Modules." The remaining 128 bytes of storage are available for use by the customer.

The EEPROM resides on a two-wire I^2C serial interface and is not integrated with the memory bus in any manner. It operates as a slave device in the I^2C bus protocol, with all operations synchronized by the serial clock. Transfer rates of up to 1 MHz are achievable at 2.5V (NOM).

Micron implements reversible software write protection on DDR4 SDRAM-based modules. This prevents the lower 384 bytes (bytes 0 to 383) from being inadvertently programmed or corrupted. The upper 128 bytes remain available for customer use and are unprotected.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Electrical Specifications

Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 10: Absolute Maximum Ratings

| Symbol | Parameter | Min | Max | Units | Notes |
|------------------------------------|--|------|-----|-------|-------|
| V _{DD} | V_{DD} supply voltage relative to V_{SS} | -0.4 | 1.5 | V | 1 |
| V_{DDQ} | V_{DDQ} supply voltage relative to V_{SS} | -0.4 | 1.5 | V | 1 |
| V _{PP} | Voltage on V _{PP} pin relative to V _{SS} | -0.4 | 3.0 | V | 2 |
| V _{IN} , V _{OUT} | Voltage on any pin relative to V _{SS} | -0.4 | 1.5 | V | |

Table 11: Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units | Notes |
|------------------------|---|----------------------------------|---------------------|-------------------------------|-------|-------|
| V_{DD} | V _{DD} supply voltage | 1.14 | 1.20 | 1.26 | V | 1 |
| V_{PP} | DRAM activating power supply | 2.375 | 2.5 | 2.75 | V | 2 |
| V _{REFCA(DC)} | Input reference voltage – command/address bus | 0.49 × V _{DD} | $0.5 \times V_{DD}$ | 0.51 × V _{DD} | V | 3 |
| I _{VTT} | Termination reference current from V _{TT} | -750 | - | 750 | mA | |
| V _{TT} | Termination reference voltage (DC) – command/address bus | 0.49 × V _{DD} - 20mV | $0.5 \times V_{DD}$ | 0.51 × V _{DD} + 20mV | V | 4 |
| I _{IN} | Input leakage current; any input excluding ZQ; $0V < V_{IN} < 1.1V$ | -2 | _ | 2 | μΑ | 5 |
| I _{ZQ} | Input leakage current; ZQ | -3 | - | 3 | μΑ | 6, 7 |
| I _{I/O} | DQ leakage; 0V < V _{IN} < V _{DD} | -4 | - | 4 | μΑ | 7 |
| I _{OZpd} | Output leakage current; $V_{OUT} = V_{DD}$; DQ is disabled | _ | - | 5 | μΑ | |
| I _{OZpu} | Output leakage current; V _{OUT} = V _{SS} ; DQ and ODT are disabled; ODT is disabled with ODT input HIGH | _ | _ | 50 | μΑ | |
| I _{VREFCA} | V_{REFCA} leakage; $V_{REFCA} = V_{DD}/2$ (after DRAM is initialized) | -2 | _ | 2 | μΑ | 7 |

Notes:

- 1. V_{DDO} balls on DRAM are tied to V_{DD} .
- 2. V_{PP} must be greater than or equal to V_{DD} at all times.
- 3. V_{REFCA} must not be greater than 0.6 × V_{DD} . When V_{DD} is less than 500mV, V_{REF} may be less than or equal to 300mV.
- 4. V_{TT} termination voltages in excess of specification limit adversely affect command and address signals' voltage margins and reduce timing margins.
- 5. Command and address inputs are terminated to $V_{DD}/2$ in the registering clock driver. Input current is dependent on termination resistance set in the registering clock driver.
- 6. Tied to ground. Not connected to edge connector.
- 7. Multiply by number of DRAM die on module.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM **Electrical Specifications**

Table 12: Thermal Characteristics

| Symbol | Parameter/Condition | Value | Units | Notes |
|-------------------|--|------------|---------|------------|
| T _C | Commercial operating case temperature | 0 to 85 | °C | 1, 2, 3 |
| T _C | | >85 to 95 | °C | 1, 2, 3, 4 |
| T _{OPER} | Normal operating temperature range | 0 to 85 | °C | 5, 7 |
| T _{OPER} | Extended temperature operating range (optional) | >85 to 95 | °C | 5, 7 |
| T _{STG} | Non-operating storage temperature | -55 to 100 | °C | 6 |
| RH _{STG} | Non-operating Storage Relative Humidity (non-condensing) | 5 to 95 | % | |
| NA | Change Rate of Storage Temperature | 20 | °C/hour | |

- Notes: 1. Maximum operating case temperature; T_C is measured in the center of the package.
 - 2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum T_C during operation.
 - 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T_C during operation.
 - 4. If T_C exceeds 85°C, the DRAM must be refreshed externally at 2X refresh, which is a 3.9µs interval refresh rate.
 - 5. The refresh rate must double when $85^{\circ}\text{C} < T_{OPER} \le 95^{\circ}\text{C}$.
 - 6. Storage temperature is defined as the temperature of the top/center of the DRAM and does not reflect the storage temperatures of shipping trays.
 - 7. For additional information, refer to technical note TN-00-08: "Thermal Applications" available at micron.com.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM DRAM Operating Conditions

DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR4 component data sheets. Component specifications are available at micron.com. Module speed grades correlate with component speed grades, as shown below.

Table 13: Module and Component Speed Grades

DDR4 components may exceed the listed module speed grades; module may not be available in all listed speed grades

| Module Speed Grade | Component Speed Grade |
|--------------------|-----------------------|
| -2G6 | -075 |
| -2G4 | -083E |
| -2G3 | -083 |
| -2G1 | -093E |
| -1G9 | -107E |

Design Considerations

Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

Power

Operating voltages are specified at the edge connector of the module, not at the DRAM. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM **IDD** Specifications

I_{DD} Specifications

Table 14: DDR4 I_{DD} Specifications and Conditions – 32GB (Die Revision A)

Values are for the MT40A2G4 DDR4 SDRAM only and are computed from values specified in the 8Gb (2 Gig x 4) component data sheet

| Parameter | Symbol | 2666 | 2400 | Units |
|---|--------------------------------|------|------|-------|
| One bank ACTIVATE-PRECHARGE current | I _{DD0} 1 | 1800 | 1620 | mA |
| One bank ACTIVATE-PRECHARGE, word line boost, I _{PP} current | I _{PP0} ¹ | 108 | 108 | mA |
| One bank ACTIVATE-READ-PRECHARGE current | I _{DD1} 1 | 2070 | 1890 | mA |
| Precharge standby current | I _{DD2N} ² | 1980 | 1800 | mA |
| Precharge standby ODT current | I _{DD2NT} 1 | 1800 | 1620 | mA |
| Precharge power-down current | I _{DD2P} ² | 1260 | 1980 | mA |
| Precharge quite standby current | I _{DD2Q} ² | 1800 | 1620 | mA |
| Active standby current | I _{DD3N} ² | 2160 | 1980 | mA |
| Active standby I _{PP} current | I _{PP3N} ² | 108 | 108 | mA |
| Active power-down current | I _{DD3P} ² | 1440 | 1440 | mA |
| Burst read current | I _{DD4R} ¹ | 3510 | 3150 | mA |
| Burst write current | I _{DD4W} 1 | 3510 | 3150 | mA |
| Burst refresh current (1 x REF) | I _{DD5B} ¹ | 4680 | 4590 | mA |
| Burst refresh I _{PP} current (1 x REF) | I _{PP5B} ¹ | 594 | 594 | mA |
| Self refresh current: Normal temperature range (0–85°C) | I _{DD6N} ² | 1080 | 1080 | mA |
| Self refresh current: Extended temperature range (0–95°C) | I _{DD6E} ² | 1260 | 1260 | mA |
| Self refresh current: Reduced temperature range (0–45°C) | I _{DD6R} ² | 900 | 900 | mA |
| Auto self refresh current (25°C) | I _{DD6A} ² | 720 | 720 | mA |
| Auto self refresh current (45°C) | I _{DD6A} ² | 900 | 900 | mA |
| Auto self refresh current (75°C) | I _{DD6A} ² | 1260 | 1260 | mA |
| Bank interleave read current | I _{DD7} 1 | 4230 | 3960 | mA |
| Bank interleave read I _{PP} current | I _{PP7} ¹ | 324 | 324 | mA |
| Maximum power-down current | I _{DD8} ² | 720 | 720 | mA |

- Notes: 1. One module rank in the active I_{DD/PP}, the other rank in I_{DD2P/PP3N}.
 - 2. All ranks in this $I_{\text{DD/PP}}$ condition.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM I_{DD} Specifications

Table 15: DDR4 I_{DD} Specifications and Conditions – 32GB (Die Revision B)

Values are for the MT40A2G4 DDR4 SDRAM only and are computed from values specified in the 8Gb (2 Gig x 4) component data sheet

| Parameter | Symbol | 2666 | 2400 | Units |
|---|--------------------------------|-------|-------|-------|
| One bank ACTIVATE-PRECHARGE current | I _{DD0} ¹ | 1278 | 1224 | mA |
| One bank ACTIVATE-PRECHARGE, word line boost, I _{PP} current | I _{PP0} ¹ | 108 | 108 | mA |
| One bank ACTIVATE-READ-PRECHARGE current | I _{DD1} ¹ | 1494 | 1440 | mA |
| Precharge standby current | I _{DD2N} ² | 1260 | 1224 | mA |
| Precharge standby ODT current | I _{DD2NT} 1 | 1350 | 1350 | mA |
| Precharge power-down current | I _{DD2P} ² | 900 | 900 | mA |
| Precharge quite standby current | I _{DD2Q} ² | 1080 | 1080 | mA |
| Active standby current | I _{DD3N} ² | 1476 | 1368 | mA |
| Active standby I _{PP} current | I _{PP3N} ² | 108 | 108 | mA |
| Active power-down current | I _{DD3P} ² | 1224 | 1152 | mA |
| Burst read current | I _{DD4R} 1 | 2628 | 2430 | mA |
| Burst write current | I _{DD4W} 1 | 2466 | 2304 | mA |
| Burst refresh current (1 x REF) | I _{DD5B} ¹ | 4950 | 4950 | mA |
| Burst refresh I _{PP} current (1 x REF) | I _{PP5B} ¹ | 558 | 558 | mA |
| Self refresh current: Normal temperature range (0–85°C) | I _{DD6N} ² | 1080 | 1080 | mA |
| Self refresh current: Extended temperature range (0–95°C) | I _{DD6E} ² | 1260 | 1260 | mA |
| Self refresh current: Reduced temperature range (0–45°C) | I _{DD6R} ² | 720 | 720 | mA |
| Auto self refresh current (25°C) | I _{DD6A} ² | 309.6 | 309.6 | mA |
| Auto self refresh current (45°C) | I _{DD6A} ² | 720 | 720 | mA |
| Auto self refresh current (75°C) | I _{DD6A} ² | 1080 | 1080 | mA |
| Bank interleave read current | I _{DD7} ¹ | 3150 | 3060 | mA |
| Bank interleave read I _{PP} current | I _{PP7} ¹ | 324 | 324 | mA |
| Maximum power-down current | I _{DD8} ² | 900 | 900 | mA |

tes: 1. One module rank in the active $I_{DD/PP}$, the other rank in $I_{DD2P/PP3N}$.

2. All ranks in this I_{DD/PP} condition.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM I_{DD} Specifications

Table 16: DDR4 I_{DD} Specifications and Conditions – 32GB (Die Revision D)

Values are for the MT40A2G4 DDR4 SDRAM only and are computed from values specified in the 8Gb (2 $Gig \times 4$) component data sheet

| Parameter | Symbol | 2666 | Units |
|---|--------------------------------|-------|-------|
| One bank ACTIVATE-PRECHARGE current | I _{DD0} 1 | 1278 | mA |
| One bank ACTIVATE-PRECHARGE, word line boost, I _{PP} current | I _{PP0} ¹ | 108 | mA |
| One bank ACTIVATE-READ-PRECHARGE current | I _{DD1} ¹ | 1494 | mA |
| Precharge standby current | I _{DD2N} ² | 1260 | mA |
| Precharge standby ODT current | I _{DD2NT} 1 | 1350 | mA |
| Precharge power-down current | I _{DD2P} ² | 900 | mA |
| Precharge quite standby current | I _{DD2Q} ² | 1080 | mA |
| Active standby current | I _{DD3N} ² | 1656 | mA |
| Active standby I _{PP} current | I _{PP3N} ² | 108 | mA |
| Active power-down current | l _{DD3P} ² | 1224 | mA |
| Burst read current | I _{DD4R} 1 | 2628 | mA |
| Burst write current | I _{DD4W} 1 | 2556 | mA |
| Burst refresh current (1 x REF) | I _{DD5B} 1 | 5094 | mA |
| Burst refresh I _{PP} current (1 x REF) | I _{PP5B} 1 | 558 | mA |
| Self refresh current: Normal temperature range (0–85°C) | I _{DD6N} ² | 1116 | mA |
| Self refresh current: Extended temperature range (0–95°C) | I _{DD6E} ² | 1296 | mA |
| Self refresh current: Reduced temperature range (0-45°C) | I _{DD6R} ² | 756 | mA |
| Auto self refresh current (25°C) | I _{DD6A} ² | 309.6 | mA |
| Auto self refresh current (45°C) | I _{DD6A} ² | 756 | mA |
| Auto self refresh current (75°C) | I _{DD6A} ² | 1116 | mA |
| Bank interleave read current | I _{DD7} 1 | 4050 | mA |
| Bank interleave read I _{PP} current | I _{PP7} ¹ | 378 | mA |
| Maximum power-down current | I _{DD8} ² | 800 | mA |

Notes: 1. One module rank in the active $I_{DD/PP}$, the other rank in $I_{DD2P/PP3N}$.

2. All ranks in this I_{DD/PP} condition.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Registering Clock Driver Specifications

Registering Clock Driver Specifications

Table 17: Registering Clock Driver Electrical Characteristics

DDR4 RCD01 devices or equivalent

| Parameter | Symbol | Pins | Min | Nom | Max | Units |
|---|------------------------------|-------------------------------|---|------------------------|---|-------|
| DC supply voltage | V _{DD} | - | 1.14 | 1.2 | 1.26 | V |
| DC reference voltage | V _{REF} | V_{REFCA} | 0.49 × V _{DD} | $0.5 \times V_{DD}$ | 0.51 × V _{DD} | V |
| DC termination voltage | V _{TT} | - | V _{REF} - 40mV | V _{REF} | V _{REF} + 40mV | V |
| High-level input voltage | V _{IH. CMOS} | DRST_n | 0.65 × V _{DD} | _ | V_{DD} | V |
| Low-level input voltage | V _{IL. CMOS} | | 0 | - | 0.35 × V _{DD} | V |
| DRST_n pulse width | tIN- IT_Pow- er_stable | - | 1.0 | - | - | μs |
| AC high-level output voltage | V _{OH(AC)} | All outputs except ALERT_n | V _{TT} + (0.15 × V _{DD}) | _ | - | V |
| AC low-level output voltage | V _{OL(AC)} | | - | _ | V _{TT} + (0.15 x V _{DD}) | V |
| AC differential out- put high measure- ment level (for out- put slew rate) | V _{OHdiff(AC)} | Yn_t - Yn_c, BCK_t - BCK_c | - | 0.3 × V _{DD} | - | mV |
| AC differential out- put low measure- ment level (for out- put slew rate) | V _{OLdiff(AC)} | | - | -0.3 × V _{DD} | - | mV |

Note: 1. Timing and switching specifications for the register listed are critical for proper operation of DDR4 SDRAM RDIMMs. These are meant to be a subset of the parameters for the specific device used on the module. See the JEDEC RCD01 specification for complete operating electrical characteristics. Registering clock driver parametric values are specified for device default control word settings, unless otherwise stated. The RC0A control word setting does not affect parametric values.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Data Buffer Specifications

Data Buffer Specifications

Table 18: Data Buffer Electrical Characteristics

DDR4 DB01 devices or equivalent

| Parameter | Symbol | Pins | Min | Nom | Max | Unit |
|--|--------------------------|----------------------------------|--|-----------------------|--|------|
| DC supply voltage | V_{DD} | _ | 1.14 | 1.2 | 1.26 | V |
| DC reference voltage | BV _{REFCA} | BV _{REF} | 0.49 × V _{DD} | 0.5 × V _{DD} | 0.51 × V _{DD} | |
| Low-level input voltage | V _{IL(static)} | BCK_t, BCK_c (during clock stop) | 0 | - | 0.35 × V _{DD} | |
| Differential input cross point voltage range | $V_{IX(BCK)}$ | DCK + | -120 | - | 120 | mV |
| Extended differential input cross point voltage range | V _{IX_EX(BCK)} | - BCK_t, BCK_c | -150 | - | 150 | |
| Average common mode DC voltage | $V_{CM(DC)}$ | BCK_t, BCK_c | 0.46 × V _{DD} | 0.5 × V _{DD} | 0.54 × V _{DD} | V |
| Single-ended high level | V_{SEH} | BCK_t, BCK_c | DDR4-1866, 2133 (V _{DD} /2) + 90 DDR4-2400 (V _{DD} /2) + 75 | - | - | mV |
| Single-ended low level | V_SEL | BCK_t, BCK_c | - | - | DDR4-1866, 2133 (V _{DD} /2) - 90 DDR4-2400 (V _{DD} /2) - 75 | |
| AC input high | V _{IH(AC)} | BCK_t, BCK_c | DDR4-1866, 2133 BV _{REFCA} + 90 DDR4-2400 BV _{REFCA} + 75 | - | - | mV |
| AC input low | V _{IL(AC)} | BCK_t, BCK_c | - | - | DDR4-1866, 2133 BV _{REFCA} - 90 DDR4-2400 BV _{REFCA} - 75 | |
| Differential input high | $V_{IH,diff}$ | BCK_t, BCK_c | DDR4-1866, 2133; 130 DDR4-2400; 100 | - | - | mV |
| Differential input low | $V_{IL,diff}$ | BCK_t, BCK_c | - | - | DDR4-1866, 2133; -130 DDR4-2400; -100 | |
| AC differential input high | V _{IH,diff(AC)} | BCK_t, BCK_c | 2 x (V _{IH(AC).MIN} - BV _{REF} CA) | - | - | mV |
| AC differential input low | $V_{IL,diff(AC)}$ | BCK_t, BCK_c | - | - | 2 x (V _{IL(AC).MAX} - BV _{REFCA}) | |



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Data Buffer Specifications

Table 18: Data Buffer Electrical Characteristics (Continued)

DDR4 DB01 devices or equivalent

| Parameter | Symbol | Pins | Min | Nom | Max | Unit |
|---|--------------------------|-------------|-----|--------------------------------|------|------|
| AC output high | V _{OH(AC)} | | - | (0.7 + 0.15) x V _{DD} | _ | V |
| AC output low | V _{OL(AC)} |] | - | (0.7 - 0.15) x V _{DD} | _ | |
| DC output high | V _{OH(DC)} |] | - | 1.1 x V _{DD} | _ | V |
| DC output mid | V _{OM(DC)} | All outputs | - | 0.8 x V _{DD} | _ | |
| DC output low | V _{OL(DC)} | except | - | 0.5 x V _{DD} | _ | |
| AC differential output high | V _{OH,diff(AC)} | ALERT_n | - | 0.3 x V _{DD} | - | V |
| AC differential output low | V _{OL,diff(AC)} | | - | -0.3 x V _{DD} | - | |
| Junction temperature | Tj | - | 0 | - | 125 | C° |
| Case temperature | T _{CASE} | _ | - | - | TBD | |
| Input clamp current | I _{IK} | _ | - | - | -50 | mA |
| output clamp current | Іок | _ | - | - | ±50 | |
| Continuous output current | I _O | _ | - | - | ±50 | |
| Continuous output current each V _{DD} or V _{SS} pin | I _{ccc} | - | - | - | ±100 | |

Note: 1. Data buffer parametric values are specified for the device default control word settings, unless otherwise stated.



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Temperature Sensor with SPD EEPROM

Temperature Sensor with SPD EEPROM

The temperature sensor continuously monitors the module's temperature and can be read back at any time over the I²C bus shared with the serial presence-detect (SPD) EE-PROM. Refer to JEDEC JC-42.4 EE1004 and TSE2004 device specifications for complete details.

SPD Data

For the latest SPD data, refer to Micron's SPD page: micron.com/SPD.

Table 19: Temperature Sensor with SPD EEPROM Operating Conditions

| Parameter/Condition | Symbol | Min | Nom | Мах | Units |
|--|--------------------|------------------------|-----|------------------------|-------|
| Supply voltage | V _{DDSPD} | - | 2.5 | _ | V |
| Input low voltage: logic 0; all inputs | V _{IL} | -0.5 | _ | $V_{DDSPD} \times 0.3$ | ٧ |
| Input high voltage: logic 1; all inputs | V _{IH} | $V_{DDSPD} \times 0.7$ | _ | $V_{DDSPD} + 0.5$ | V |
| Output low voltage: 3mA sink current V _{DDSPD} > 2V | V _{OL} | - | _ | 0.4 | V |
| Input leakage current: (SCL, SDA) $V_{IN} = V_{DDSPD}$ or V_{SSSPD} | ILI | - | _ | ±5 | μA |
| Output leakage current: $V_{OUT} = V_{DDSPD}$ or V_{SSSPD} , SDA in High-Z | I _{LO} | _ | _ | ±5 | μΑ |

Table 20: Temperature Sensor and EEPROM Serial Interface Timing


| Parameter/Condition | Symbol | Min | Max | Units |
|---|----------------------|-----|------|-------|
| Clock frequency | fSCL | 10 | 1000 | kHz |
| Clock pulse width HIGH time | tHIGH | 260 | _ | ns |
| Clock pulse width LOW time | ^t LOW | 500 | _ | ns |
| Detect clock LOW timeout | ^t TIMEOUT | 25 | 35 | ms |
| SDA rise time | ^t R | _ | 120 | ns |
| SDA fall time | ^t F | _ | 120 | ns |
| Data-in setup time | tSU:DAT | 50 | _ | ns |
| Data-in hold time | tHD:DI | 0 | _ | ns |
| Data out hold time | tHD:DAT | 0 | 350 | ns |
| Start condition setup time | tSU:STA | 260 | _ | ns |
| Start condition hold time | tHD:STA | 260 | _ | ns |
| Stop condition setup time | tSU:STO | 260 | _ | ns |
| Time the bus must be free before a new transition can start | ^t BUF | 500 | - | ns |
| Write time | tW | _ | 5 | ms |
| Warm power cycle time off | ^t POFF | 1 | _ | ms |
| Time from power-on to first command | ^t INIT | 10 | _ | ms |



32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Module Dimensions

Module Dimensions

Figure 3: 288-Pin DDR4 LRDIMM



Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

2. The dimensional diagram is for reference only.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.